Register

Recent questions tagged clock-cycles

394
views
1 answers
1 votes
DRDO CSE 2022 Paper 2 | Question: 4
A system $\mathrm{X}$ with $2 \mathrm{~GHz}$ clock speed runs a program in $10$ seconds. We want to build a system $\mathrm{Y}$ to run the same program in ... system $\mathrm{X}$. What should be the clock speed of the system $\mathrm{Y}?$
User Avatar
402
views
1 answers
0 votes
cache memory
Consider a RISC processor with an ideal CPI, where 25% of the total instructions are LOAD and STORE instruction. Time to accessing main memory is 100 clock cycles and ... is 2%, then the effective CPI for the system with the cache is ____.
User Avatar
376
views
1 answers
0 votes
SelfDoubt
During the instruction fetch does the program counter increment in the same clock cycle or it take next clock cycle
User Avatar
1.2k
views
2 answers
1 votes
GATE Overflow | Mock GATE | Test 1 | Question: 60
A program runs in $20s$ in machine A with a clock speed of $200MHz$. A computer architecture wants to build a machine B which will run this program in $6$ ... this program. What clock rate should be targeted for a best design? (In $MHz$)
User Avatar
1.5k
views
1 answers
2 votes
pipelining
Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.6. If each pipeline stage adds extra 20ps due to register setup delay ... cycles (these occurrences are disjoint). What is the new CPI ?(ans=2.05)
User Avatar
2.1k
views
2 answers
2 votes
Pipelining
User Avatar
3.9k
views
1 answers
0 votes
Computer organization
How many cycles are required for a 100 MHz processor to execute a program which requires 5 seconds of CPU time?(a) 10^9 cycles (b) 50 × 10^7 cycles (c) 10^8 cycles (d) 50 cyclesSolution:​ Option (b)
User Avatar
1.7k
views
1 answers
3 votes
Minimum clock cycle
User Avatar
1.6k
views
1 answers
0 votes
Pipelining
To execute an instruction by a 32-bit machine the following steps are carried out: Fetch, Decode,Execution, Memory access and Store, each of which ... an equivalent non pipeline processing system is ________.Ans. 4.8Please Explain Briefly
User Avatar
1.2k
views
1 answers
1 votes
Addressing mode
User Avatar
422
views
1 answers
1 votes
made easy test series
User Avatar
612
views
1 answers
2 votes
Pipelining
User Avatar
1.5k
views
1 answers
2 votes
Pipelining Problem
How to slove this type of problems? How to understand the problem?Please help me out. Given answer is 31
User Avatar
1.4k
views
1 answers
4 votes
Test question on Pipelining
User Avatar
256
views
1 answers
0 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 19
In an $8$ segment pipeline, the total number of clock pulses that process $150$ tasks are ______ cycles.
User Avatar
436
views
1 answers
1 votes
Test by Bikram | Computer Organization and Architecture | Test 1 | Question: 2
In a seven-segment pipeline, each segment takes $1$ cycle. Assuming there are no stalls, the number of clock cycles required to process $180$ tasks in a seven – segment pipeline is _______ cycles.
User Avatar
12.7k
views
2 answers
6 votes
Q26 ch-5 M_E workbook
suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 ... (miss penalty)right??so which miss rate and miss penalty should i put here?
User Avatar
To see more, click for the full list of questions or popular tags.