1,153 views
3 votes
3 votes

1 Answer

0 votes
0 votes

paging cause longer access time (additional overhead of accessing page table) so overall process turnaround time increases. so 

OPTION- D is correct option here 

we should leave i/0 transfer time to DMA and other things

Related questions

334
views
1 answers
0 votes
SSR17 asked Feb 8
334 views
we have 8 pages (each side 32B) to store in physical memory of 2^32 bits how many bits are required to identify each page , according to me 3 bits are required but that is wrong plz explain why
380
views
2 answers
0 votes
Unique_999 asked Aug 17, 2023
380 views
Can Any explain the relationship between The “ Word Size “ and “ Logical Address Space “
761
views
1 answers
0 votes
Gaurav Padole asked Dec 29, 2022
761 views
Consider a k-level paging system along with a TLB. A TLB takes 10ns, and a memory takes 100ns on average. The hit ratio of TLB is equal to 0.8. If it is known that the average memory access time is 70ns, then the value of k is?
393
views
0 answers
2 votes
DebRC asked Sep 14, 2022
393 views
Considering a system with Single-Level page table, with a TLB to reduce the access time of pages. A cache is also provided with the main memory. All the pages ultimately ... . But if this is true, why can't we store Page Table in a Cache?