378 views

2 Answers

1 votes
1 votes
Logical address space is the technical term for “Process Size”

And by word size are you mentioning word size memory or what?Sorry couldn’t get clearly
0 votes
0 votes
Logical Address Space (LAS) is divided into equal-sized units known as Pages/Words. The size of these Pages/Words is called Page Size/Word Size.

Let us say the CPU generated 12 LA bits while running a Program. So LAS = 4KB. Now if the Page Size/Word Size decided by the Hardware architecture is 2KB then there will be 2 Pages/Words, The number of Pages can vary based on Page Size/Word Size. That’s why deciding the Optimal Page Size/Word Size is necessary so that there will be no Internal Fragmentation.

Related questions

657
views
1 answers
0 votes
Lovejeet Singh asked Oct 17, 2018
657 views
Why do we need multilevel paging?According to me the reason is that page table needs contiguous memory allocation.So if page table size is too large, we may ... we store all levels page table in memory or only the outer level page table?
1.5k
views
2 answers
1 votes
Aks9639 asked Sep 10, 2018
1,522 views
Consider a system using 2 level paging applicable page table is devided into 2k pages each size 4kB. If PAS is 64 MB which is devided into 16K frames . PTE size ... the levels calculate the length of PA, LA and # of entry at second level?
923
views
2 answers
2 votes
amIndian asked Dec 30, 2017
923 views
A system support 32 bit virtual address with a page size of power of 2. Page table entries 32 bit wide. The page size in KB of the system should be ____ in order to make sure that the page table fits exactly in one frame of memory.
1.2k
views
1 answers
2 votes
3lurryface asked Jan 9, 2019
1,159 views
If there is 2 or more level paging for processes, is it possible to have more than 1 page fault while accessing any single addressable unit(byte or word) ?