retagged by
1,210 views
4 votes
4 votes

 In an n- CPU shared bus system, if z is the probability that any CPU requests the bus in a given cycle, the probability that only one CPU uses the bus is given by-

A. Nz(1-z)n-1 

B. Z(1-z)n-1

C. N(1-z)n

D. (N-1)z(1-z)n

retagged by

1 Answer

3 votes
3 votes

OPTION A.

There are N - CPUs , and exactly one of them uses the bus.

Using binomial distribution, nCx  * px * (1- p)n-x  

                  { Here x is number of success , p is probability of success in one trial,

                    n is total number of trials }   


probability that only one CPU uses the bus  =  NC* z* (1-z)N-1   = A(Ans)  

                      {Here z is probability  of CPU using bus & we want exactly one Cpu to use the bus

                        at a time so,   NC}..

Related questions

618
views
1 answers
2 votes
khushtak asked Oct 19, 2015
618 views
A hierarical cache memory subsystem has a cache access time of 50ns and the main storage access time is of 500ns . with  the read hit ratio of 0.9, what is the average ... the write through scheme? a. 10 ns  b. 100 ns   c. 50ns    d. 500ns
12.7k
views
2 answers
6 votes
khushtak asked Oct 27, 2015
12,723 views
suppose that in 1000 memory reference there are 40 misses in the first level cache and 20 misses in the second level cache. Assume miss penalty from the L2 ... (miss penalty)right??so which miss rate and miss penalty should i put here?
2.3k
views
2 answers
2 votes
khushtak asked Oct 7, 2015
2,252 views
Show below are sements of a code run on a CISC and RISC archy separatelyCISC RISCMOV ... CISC code runs slower by a factor of 0.025(d) The RISC code will run faster by a factor of 40
1.1k
views
1 answers
2 votes
khushtak asked Oct 19, 2015
1,050 views
With reference to the return instruction. Which of the following statement is / are true?1. The instruction can be used only to take the flow of control back to the ... 1st and 2ndB. 2nd onlyC. 1st, 2nd and 4 D. All the statement are true