Register

Recent questions tagged memory-management

223
views
1 answers
1 votes
GO Classes 2024 | IIITH Mock Test 5 | Question: 37
With $\text{64 bit}$ virtual addresses, a $\text{4 KB}$ page and $\text{16 GB}$ of RAM, an inverted page table requires _____$2$ million entries$4$ million entries$512$ thousand entries$1$ million entries
User Avatar
828
views
1 answers
0 votes
Asked in NIMCET Exam 2010
A main memory has an access time of 45 ns. A 5 ns time gap is necessary for the completion of one access to the beginning of the next access. The bandwidth of the memory(a) 25 MHz ... 40 MHz (d) 50 MHz
User Avatar
515
views
1 answers
0 votes
Andrew S. Tanenbaum (OS) Edition 4
A computer provides each process with 65536 bytes of address space divided into pages. A particular program has a text size of 32768 bytes, a data size of 16386 bytes, ... either text, data, or stack, not a mixture of two or three of them.
User Avatar
1.0k
views
1 answers
1 votes
GO Classes 2023 | IIITH Mock Test 1 | Question: 29
Consider a system with $\mathrm{N}$ bytes of physical RAM, and $\mathrm{M}$ bytes of virtual address space per process. Pages and frames are $\text{K}$ bytes in size. Every ... {K} \ast \mathrm{P}$\mathrm{N} / \mathrm{P} \ast \mathrm{~K}$
User Avatar
808
views
1 answers
3 votes
GO Classes 2023 | IIITH Mock Test 1 | Question: 30
A $\text{10-unit}$ heap of memory uses an allocation algorithm in which a block is allocated at the left end of the leftmost block in which it fits. Which of the ...
User Avatar
909
views
1 answers
0 votes
coa question
Interpret the main memory addresses FF010,12364,andC7691 considering direct, associative and 2 way set associative mapping if the main memory size is 1MB,word size is 16 bytes, and cache size is 64KB.
User Avatar
493
views
2 answers
0 votes
Applied test series
We know that the paging scheme suffers from internal fragmentation.S1 : If the CPU attempts to access the unused portion of the last page, the valid/invalid bits will ... explain me this ? we have to select from s1 and s2 which is correct
User Avatar
760
views
1 answers
0 votes
Madeeasy workbook, chapter: Memory management
Consider a k-level paging system along with a TLB. A TLB takes 10ns, and a memory takes 100ns on average. The hit ratio of TLB is equal to 0.8. If it is known that the average memory access time is 70ns, then the value of k is?
User Avatar
540
views
1 answers
0 votes
Self Doubt | Logical Address | Virtual Address | Virtual Memory
Can anyone explain how are these two things connected (i) Virtual Memory (part of HDD, acting as RAM) and (ii) Virtual Address Space (Logical Address, generated by CPU during compilation), and where exactly is this Logical Address stored?
User Avatar
396
views
1 answers
2 votes
Ace academy handout
Please solve and explain this question, like explaining to a 2nd-grade student. Answer is 128 KB, for verification.
User Avatar
585
views
1 answers
2 votes
Logical and Physical Address Generation | OS
MSQConsider execution of the following C code for different cases:printf( %d ,&a);Consider the following statements. Which among these are TRUE:Will print ... in case of variables Dynamically allocated during the runtime, like malloc()
User Avatar
1.0k
views
2 answers
1 votes
OS Self doubt Memory management
Suppose that a machine has 42-bit virtual addresses and 32-bit physical addresses.{a} How much RAM can the machine support (each byte of RAM must be ... is the advantage of using a two-level page table over single-level page table?
User Avatar
395
views
0 answers
0 votes
OS Memory management
Suppose your computer has 512MB of memory. The loaded size of the operating system is 128MB. Now you have 100 programs to run and each of them would take ... will you add to your computer to have the CPU utilization just exceeding 98%?
User Avatar
571
views
0 answers
0 votes
GateZeal@2022
Ans 128
User Avatar
Page: