Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged carl-hamacher
556
views
1
answers
0
votes
Computer Organisation Textbook Questions
Consider the case memory which has 0.8 and 0.9 hit ratio for read and write operation. Whenever there exist here miss either read or write 2 ... find average access time for write operation,3. average access time overall and throughput.
Ray Tomlinson
556
views
Ray Tomlinson
asked
Aug 19, 2023
CO and Architecture
co-and-architecture
reference-book
cache-memory
carl-hamacher
+
–
789
views
0
answers
0
votes
Quantify the effect on performance that result from the use of a cache in the case of a program that has a total of 500
Quantify the effect on performance that results from the use of a cache in the case of a program that has a total of 500 instructions, including a ... =7500My question is why we take 400 instructions instead of 500 instruction pls explain.
Anshul kumar singh
789
views
Anshul kumar singh
asked
Jul 18, 2022
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
+
–
542
views
0
answers
4
votes
CARL HAMCHER CHAPTER 1 INSTRUCTION SET ARCHITECTURE, Question 2.20
Consider the following possibilities for saving the return address of a subroutine: (a) In a processor register (b) In a memory location associated with ... and which supports subroutine recursion (that is, a subroutine that calls itself)?
Akshara Nair
542
views
Akshara Nair
asked
Dec 6, 2021
CO and Architecture
co-and-architecture
carl-hamacher
+
–
839
views
0
answers
0
votes
Carl Hamacher: Machine Instruction and Programs-Chapter $2$
Register $R_{1}$ and $R_{2}$ of a computer contain the decimal values $1200$ and $4600$ . What is the effective address of the memory operand in each of the following ... $Subtract$ $\left ( R_{1} \right )+,R_{5}$ Ans-1200//Autoincrement
srestha
839
views
srestha
asked
Apr 2, 2019
CO and Architecture
co-and-architecture
carl-hamacher
+
–
697
views
0
answers
2
votes
Suggestion
Can anyone tell me the relevant topics and chapters to read from Carl Hamacher book for Computer Organisation? Apart from that what can be a good source to ... for it as I am prepared for other other subjects, please answer accordingly.
subho16
697
views
subho16
asked
Jan 5, 2019
GATE
co-and-architecture
carl-hamacher
computer-organisation
gate-preparation
+
–
328
views
0
answers
0
votes
Hamacher
aditi19
328
views
aditi19
asked
Dec 8, 2018
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
memory-interfacing
effective-memory-access
+
–
6.1k
views
1
answers
0
votes
Hamacher 6th edition Q8.8
A block-set-associative cache consists of a total of 64 blocks, divided into 4-block sets.The main memory contains 4096 blocks, each consisting of 32 words. Assuming ... , how many bits are there in each of the Tag, Set, and wordfields?
GAURAV_JAIN
6.1k
views
GAURAV_JAIN
asked
Dec 4, 2018
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
numerical-answers
+
–
414
views
0
answers
0
votes
Hamacher
what is the approach to this problem? also, what will be the solution for little endian notation?
aditi19
414
views
aditi19
asked
Nov 20, 2018
CO and Architecture
co-and-architecture
carl-hamacher
+
–
1.3k
views
1
answers
0
votes
self doubt(carl hamacher,chapter1)
Quantify the effect on performance that result from the use of a cache in the case of a program that has a total of $500$ instruction including a $100$ instruction loop ... $25$ times so why there is multiplication of $24$ ??why not $25$??
BASANT KUMAR
1.3k
views
BASANT KUMAR
asked
Jun 4, 2018
CO and Architecture
carl-hamacher
co-and-architecture
+
–
577
views
0
answers
0
votes
There seem two version of carl hamacher books? which one to get?
1. Computer Organization and Embedded Systems 6e Paperback – 1 Jul 2017 2. Computer Organization Paperback 5e – 4 Nov 2011Are these two same, because titles are different, if not which one is recommended for gate preparation? Please help.
cynicthnkr
577
views
cynicthnkr
asked
Apr 6, 2018
CO and Architecture
carl-hamacher
co-and-architecture
+
–
1.5k
views
0
answers
3
votes
Hamacher
7.14 A pipeline processor uses the delayed branch technique. You are asked to recommend one of the two possibilities for the design of this processor. In the first ... , the compiler is able to fill the second slot 25 percent of the time.
Tesla!
1.5k
views
Tesla!
asked
Dec 19, 2017
CO and Architecture
carl-hamacher
pipelining
co-and-architecture
+
–
1.3k
views
1
answers
3
votes
Hamacher Instruction Pipelining Doubt
Can anyone explain the concept of branch folding, I didn't get it after reading from hamacher.Further it was explained using this diagram,I have a doubt ... not be a structural hazard as both the instructions are using the same device?
Sourajit25
1.3k
views
Sourajit25
asked
Nov 22, 2017
CO and Architecture
pipelining
co-and-architecture
cache-memory
carl-hamacher
+
–
425
views
0
answers
2
votes
General Topic Doubt <CO & Architecture>:<solution-manual>
Greetings gate aspirants!..Does anyone have computer architecture--carl hamacher 5th edition or solution manual to 6th edition?...I am having the book of 6th edition ... not able to match anwsers..Please forward me link if you know...thanks
Surajit
425
views
Surajit
asked
Nov 12, 2017
Study Resources
co-and-architecture
carl-hamacher
solution-manual
+
–
3.7k
views
1
answers
3
votes
Carl Hamacher - Example 8.3 Cache Doubt
Problem: A computer system uses 32-bit memory addresses and it has a main memory consisting of 1G bytes. It has a 4K-byte cache organized in the block-set- ... they are being replaced. Please keep it simple, it's very confusing for me.
Rishabh Gupta 2
3.7k
views
Rishabh Gupta 2
asked
Oct 18, 2017
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
+
–
443
views
1
answers
0
votes
hamacher
A disk has 24 recording surfaces ,it has a total of 14,000 cylinders.there is an average of 400 sectors per track.Each sector contain 512 bytes ... scheme for specifying the disk address.Assuming that there are 512 bytes per sector
set2018
443
views
set2018
asked
Aug 26, 2017
CO and Architecture
co-and-architecture
carl-hamacher
disk
memory-interfacing
+
–
3.2k
views
3
answers
2
votes
hamacher
set2018
3.2k
views
set2018
asked
Jul 21, 2017
CO and Architecture
co-and-architecture
carl-hamacher
machine-instruction
+
–
4.9k
views
2
answers
5
votes
Carl-Hamacher
A computer system has a main memory consisting 1M 16 bit-words.It also has a 4K-word cache organized in the block-set-associative manner,with 4 blocks per ... the cache.Assume that LRU algorithm is used for block replacement.ans is: 2.15
reena_kandari
4.9k
views
reena_kandari
asked
Jun 7, 2017
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
+
–
719
views
0
answers
2
votes
Carl-Hamacher
Acomputer with a 16-bit word length has a direct-mapped cache, used for both instructionsand data. Memory addresses are 16 bits long, and the memory is ... only memory access times@Arjun and @Bikram sir please have a look at this question.
reena_kandari
719
views
reena_kandari
asked
Jun 7, 2017
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
+
–
1.9k
views
2
answers
0
votes
Carl hamacher
A program consists of two nested loops-a small inner loop and a much larger outer loop.The decimal memory addressesshown delineate the location of the ... the total time needed for instruction fetching during execution of the program.
reena_kandari
1.9k
views
reena_kandari
asked
Jun 7, 2017
CO and Architecture
co-and-architecture
carl-hamacher
cache-memory
+
–
35.9k
views
1
answers
5
votes
Carl Hamacher
Registers R1 and R2 of a computer contain the decimal values 1200 and 4600.What is the Effectiveaddress of the memory operand in each of the following instructions?a) Load 20(R1), ... ) Store R5,30(R1,R2)d) Add -(R2),R5e) Subtract (R1)+,R5
reena_kandari
35.9k
views
reena_kandari
asked
Jun 4, 2017
CO and Architecture
co-and-architecture
carl-hamacher
+
–
4.3k
views
1
answers
0
votes
Internal organization of memory chip.
What are external connection in "internal organization of memory chip" ? How these lines are decided ?Example memory with 128 bits (16×8) requires 14 external connections.How we decided this ☝ ?
elakashi sharma
4.3k
views
elakashi sharma
asked
Apr 21, 2017
CO and Architecture
memory-management
carl-hamacher
+
–
To see more, click for the
full list of questions
or
popular tags
.
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register