retagged by
2,299 views
3 votes
3 votes

​​​​​An instruction format has the following structure:

Instruction Number: Opcode destination reg, source reg-$1$, source reg-$2$
 

Consider the following sequence of instructions to be executed in a pipelined processor:

$\text{I 1: DIV R3, R1, R2}$

$\text{I 2: SUB R5, R3, R4}$

$\text{I 3: ADD R3, R5, R6}$

$\text{I 4: MUL R7, R3, R8}$

Which of the following statements is/are TRUE?

  1. There is a RAW dependency on $\text{R 3}$ between $\text{I 1}$ and $\text{I 2}$
  2. There is a WAR dependency on $\text{R 3}$ between $\text{I 1}$ and $\text{I 3}$
  3. There is a RAW dependency on $\text{R 3}$ between $\text{I 2}$ and $\text{I 3}$
  4. There is a WAW dependency on $\text{R 3}$ between $\text{I 3}$ and $\text{I 4}$
retagged by

1 Answer

1 votes
1 votes

Video Explanation: GATE CSE 2024 - RAW Dependency, WAW Dependency, WAR Dependency

There is a RAW dependency on $R_3$ between $I_1$ and $I_2$.

There is a RAW dependency on $R_5$ between $I_2$ and $I_3$.

There is NO RAW dependency on $R_3$ between $I_2$ and $I_3$.

There is a WAW dependency on $R_3$ between $I_1$ and $I_3$.

So, answer will be: Only Option $A$ is correct. See HERE.

Answer:

Related questions

2.3k
views
1 answers
2 votes
Arjun asked Feb 16
2,292 views
A non-pipelined instruction execution unit operating at $2 \mathrm{GHz}$ takes an average of $6$ ... place) obtained by the pipelined design over the non-pipelined design is ____________.
4.2k
views
2 answers
4 votes
Arjun asked Feb 16
4,184 views
Node $\text{X}$ has a $\text{TCP}$ connection open to node $\text{Y}$. The packets from $\text{X}$ to $\text{Y}$ go through an intermediate $\text{IP}$ ... $\text{MAC}$ address is the $\text{MAC}$ address of $\mathrm{Y}$
3.2k
views
1 answers
1 votes
Arjun asked Feb 16
3,242 views
Which of the following tasks is/are the responsibility/responsibilities of the memory management unit $\text{(MMU)}$ in a system with paging-based memory management ... to write to a page marked with read-only permission in the page table
3.7k
views
1 answers
3 votes
Arjun asked Feb 16
3,719 views
Consider a process $\text{P}$ running on a $\text{CPU}$. Which one or more of the following events will always trigger a context switch ... disk to deliver data requested by some other processA timer interrupt is raised by the hardware