286 views
1 votes
1 votes

I have seen lots of questions like this :
A load-store architecture in which memory operation applied only on LOAD and STORE instructions and other all operations are REG-REG instructions. Assume three address architecture. Find the minimum number of instructions required to execute the expression $X =\frac{(A+B) - (C+D)}{E}$ in this load store architecture, where A, B, C, D, E and X are memory locations and expression evaluated on operands stored in these locations. Result stores in memory location X.

Some practice questions like these: 

  1. $X=(A+B)*(C+D) $
    3AI: 3
    2AI:6
    1AI:7
    0AI:8
  2. $X=A*B+C*C$
    3AI: 3
    2AI:6
    1AI:7
    0AI:8
  3. $X=\frac{A-B}{C+D*E} $
    3AI: 4
    2AI:7
    1AI:8
    0AI:10
  4.  $X=\frac{A-B+C*(D*E-F)}{G+H*K}$
    3AI: 8
    2AI:12
    1AI:16
    0AI:18
  5.  $X=\frac{A+B*C}{D-E*F+G*H}$
    3AI: 7
    2AI:12
    1AI:15
    0AI:16

    Please comment if anything wrong!!!

Please log in or register to answer this question.

Related questions

2.3k
views
2 answers
4 votes
Parshu gate asked Nov 16, 2017
2,265 views
A hypothetical processor supports two-address, one-address and zero-address instructions. It has a 256 word memory and each instruction is 19 bits long. If there are ... instructions are there?( Marks: 0.00 ) 5126 2048 1024 6144
12.0k
views
3 answers
12 votes
Tehreem asked Sep 9, 2015
12,049 views
A computer uses expanding opcode. It has 16 bit instructions 6 bit addresses, it supports one address, two address instructions only. If there are n two address instructions, the maximum number of one address instructions are?
1.3k
views
1 answers
1 votes
1.3k
views
1 answers
1 votes
isriram asked Jun 9, 2022
1,278 views
Consider a system which supports only 1-address type instructions. The size of memory the system has is $2^m$ KB. The system supports ' i ' distinct instructions. The length of an instruction is ____ Bytes