How is split phase implemented in the hardware?
For common register access between two stages, how is one clock cycle (Giving half a clock cycle to each of the stages) enough to satisfy work for both stages?
Any reference to standard resources will also help.