Register

NIELIT 2017 OCT Scientific Assistant A (IT) - Section B: 19

• recategorized by
527 views
0 votes
0 votes

In a ripple counter using edge-triggered $JK$ flip-flops, the pulse input is applied to

  1. Clock input of all flip-flops
  2. $J$ and $K$ input of one flip-flop
  3. $J$ and $K$ input of all flip-flops
  4. Clock input of one flip-flop
• recategorized by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1.7k
views
3 answers
1 votes
admin asked Apr 1, 2020
1,695 views
NIELIT 2017 OCT Scientific Assistant A (IT) - Section B: 33
The number of columns in a state table for a sequential circuit with $’m’$ flip flops and $’n’$ input is$m+n$m+2n$2m+n$2m+2n$
User Avatar
1.0k
views
4 answers
0 votes
admin asked Aug 28, 2020
1,025 views
NIELIT 2017 OCT Scientific Assistant A (IT) - Section D: 10
A $4$ bit ripple counter and a $4$ bit synchronous counter are made using flip-flops having a propagation delay of $10$ ns each. If the worst case delay in the ripple counter and the ... $S = 30$ ns$R = 30$ ns, $S = 10$ ns
User Avatar
2.2k
views
3 answers
0 votes
admin asked Aug 28, 2020
2,229 views
NIELIT 2017 OCT Scientific Assistant A (CS) - Section D: 9
A sequential circuit using D flip-flop and logic gates is shown in Figure, where $X$ and $Y$ are the inputs and $Z$ is the output. The circuit is$\text{S-R}$ Flip-flop with ... $ and $Y=K$\text{J-K}$ Flip-flop with inputs $X = K$ and $Y=J$
User Avatar
1.0k
views
2 answers
1 votes
admin asked Aug 28, 2020
1,024 views
NIELIT 2017 OCT Scientific Assistant A (CS) - Section D: 10
A $4$ bit ripple counter and a $4$ bit synchronous counter are made using flip-flops having a propagation delay of $10$ ns each. If the worst case delay in the ripple counter and the ... $S = 30$ ns$R = 30$ ns, $S = 10$ ns
User Avatar
Link Copied!