Register

UPPCL AE 2018:32

• recategorized by
213 views
0 votes
0 votes

Which of the following statement is $\text{TRUE}$?

  1. Doubling the block size and halving the number of sets will reduce capacity misses
  2. The last-level cache is designed for high capacity rather than low latency
  3. Workloads with high temporal locality benefit from smaller cache block sizes
  4. Workloads with high spatial locality benefit from smaller cache block sizes
• recategorized by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

383
views
0 answers
0 votes
admin asked Jan 5, 2019
383 views
UPPCL AE 2018:67
Consider a fully-associative data cache with $32$ blocks of $64$ bytes each. The cache uses $\text{LRU}$ (Least Recently Used) replacement. Consider the ... $128$1024$512$
User Avatar
643
views
1 answers
0 votes
admin asked Jan 5, 2019
643 views
UPPCL AE 2018:21
Assume a memory access to main memory on a cache miss takes $30 \; \text{ns}$ and a memory access to the cache (on a cache hit ) takes $3 \; \text{ns}.$ If $80 \%$ ... $9 \text{ns}$4.4 \text{ns}$2.2 \text{ns}$
User Avatar
295
views
0 answers
0 votes
admin asked Jan 5, 2019
295 views
UPPCL AE 2018:50
Assume that we test the performance of two processors, $\text{P}_{1}$ and $\text{P}_{2},$ on a program. We find the following about each: ... Processor $\text{B}$Not enough information to tellProcessor $\text{A}$They have equal performance
User Avatar
332
views
1 answers
0 votes
admin asked Jan 5, 2019
332 views
UPPCL AE 2018:45
In which of the following cases, a process executing in user mode requires an entry into the $\text{OS}$ mode?Decrementing an unsigned integer ... $\textsf{printf} ()$Accessing a general purpose register
User Avatar
Link Copied!